Chip Seal Best Practices (2005) / Chapter Skim
Currently Skimming:
Pages 55-59
The Chapter Skim interface presents what we've algorithmically identified as the most significant single chunk of text within every page in the chapter.
Select key terms on the right to highlight them within pages of the chapter.
From page 55... ...
as obtained by the sand patch method was found to give the best indication of chip seal performance, in addition to being an objective manner of comparing chip seals on a relative basis (Roque et al.
|
From page 56... ...
. Visible Chip Seal Distress Chip seals generally deteriorate as a result of binder oxidation, wear and polishing of aggregate, bleeding, and aggregate loss (Sprayed Sealing Guide 2004)
|
From page 57... ...
Such defects commonly cause the chip seal to fail before its planned service life. FIGURE 59 Chip seal distress model (adapted from Sprayed Sealing Guide 2004)
|
From page 58... ...
As one can see from Figure 63, chip seals will not benefit a pavement susceptible to rutting; these pavements need rehabilitation or reconstruction. Additionally, sealing a rutted pavement will likely cause the ruts to be flooded with binder and fail as the result of bleeding in a very short time.
|
From page 59... ...
. PERFORMANCE CONCLUSIONS AND BEST PRACTICES The performance of chip seals is affected by a variety of factors related to design, materials, and construction.
|
Key Terms
This material may be derived from roughly machine-read images, and so is provided only to facilitate research.
More
information on Chapter Skim is available.